RENESAS

R8C/3MQ Group RENESAS MCU

Datasheet

R01DS0044EJ0100 Rev.1.00 Aug 11, 2011

1. Overview

1.1 Features

The R8C/3MQ Group single-chip MCU functions as a low-power-consumption transceiver which supports 2.4 GHz compliant to IEEE802.15.4 standard and incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

The R8C/3MQ Group has data flash (1 KB \times 4 blocks) with the background operation (BGO) function.

1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.



1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/3MQ Group.

Item	Function	Specification
CPU	Central processing unit	R8C CPU core• Number of fundamental instructions: 89• Minimum instruction execution time: 62.5 ns (f(BCLK) = 16 MHz, VCC = 2.7 to 3.6 V) 125 ns (f(BCLK) = 8 MHz, VCC = 2.2 to 3.6 V) 250 ns (f(BCLK) = 4 MHz, VCC = 1.8 to 3.6 V)• Multiplier: 16 bits × 16 bits \rightarrow 32 bits
Memory	ROM, RAM, Data flash	Refer to Table 1.3 Product List for R8C/3MQ Group.
Power Supply Voltage Detection	Voltage detection circuit	 Power-on reset Voltage detection 2 (detection level of voltage detection 1 selectable)
I/O Ports	Programmable I/O ports	CMOS I/O ports: 18 (including XCIN and XCOUT), selectable pull-up resistor (for some ports)
Clock	Clock generation circuits	 3 circuits: XIN clock oscillation circuit, XCIN clock oscillation circuit (32 kHz), Low-speed on-chip oscillator Oscillation stop detection: XIN clock oscillation stop detection function Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 Low power consumption modes: Standard operating mode (high-speed clock, low-speed clock, low-speed on-chip oscillator), wait mode, stop mode
		Real-time clock (timer RE)
Interrupts		 Interrupt Vectors: 69 External: 11 sources (INT × 3, key input × 8) Priority levels: 7 levels
Watchdog Tim	er	 14 bits × 1 (with prescaler) Reset start selectable Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	nsfer Controller)	 1 channel Activation sources: 17 Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	 8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RE	8 bits × 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode

Table 1.1 Specifications for R8C/3MQ Group (1)



Item	Function	Specification		
Serial Interfac	ce (UART0)	Shared with clock synchronous serial I/O mode and clock asynchronous serial I/O		
Synchronous Serial Communication Unit (SSU)		1 (shared with I ² C bus)		
I ² C bus		1 (shared with SSU)		
RF	RF frequency	2405 MHz to 2480 MHz		
	Reception sensitivity	-95 dBm		
	Transmission output level	0 dBm		
Baseband		 127-byte transmit RAM, 127-byte receive RAM × 2 Automatic ACK response function 26-bit timer: Compare function in 3 channels 		
Encryption	AES	AES Encryption/Decryption (Key length 128bits)		
Flash Memory		 Programming and erasure voltage: VCC = 1.8 to 3.6 V (in CPU rewrite mode Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) Program security: ROM code protect, ID code check Debug functions: On-chip debug, on-board flash rewrite function Background operation (BGO) function 		
Operating Fre	equency/	f(BCLK) = 16 MHz, VCC = 2.7 to 3.6 V)		
Supply Voltage (in single mode)		f(BCLK) = 8 MHz (VCC = 2.2 to 3.6V) f(BCLK) = 4 MHz, VCC = 1.8 to 3.6 V) Note: $f(XIN) = fixed at 16 MHz$		

Table 1.2 Specifications for R8C/3MQ Group (2)



Function	Specification			
mption ⁽¹⁾	RF = Tx: 18 mA			
	RF = Rx (reception in progress): 25 mA			
	RF = Rx (reception standby): 24 mA			
	RF = Rx (reception standby)/wait mode: 23 mA			
	RF = idle: 4 mA			
	RF = off: 2.5 mA			
	*The above applies when:			
	f(XIN) = 16 MHz, f(BCLK)= 4 MHz, and VCC = VCCRF = 1.8 to 3.6 V			
	RF = Tx: 19 mA			
	RF = Rx (reception in progress): 26 mA			
	RF = Rx (reception standby): 25 mA			
	RF = Rx (reception standby)/wait mode: 23 mA			
	RF = idle: 5 mA			
	RF = off: 3.5 mA			
	*The above applies when:			
	f(XIN) = 16 MHz, $f(BLCK) = 8 MHz$, and VCC = VCCRF = 2.2 to 3.6 V			
	RF = Tx: 21.5 mA			
	RF = Rx (reception in progress): 28.5 mA			
	RF = Rx (reception standby): 27.5 mA			
	RF = Rx (reception standby)/wait mode: 23 mA			
	RF = idle: 7.5 mA			
	RF = off: 6 mA			
	*The above applies when:			
	f(XIN) = 16 MHz, $f(BLCK) = 16 MHz$, and VCC = VCCRF = 2.7 to 3.6 V			
	Low-speed on-chip oscillator mode (f(BCLK) = 15.6 kHz): 80 μ A			
	Low-speed clock mode (f(BCLK) = 32 kHz, flash memory low-power-			
	consumption mode): 95 μ A			
	Low-speed clock mode (f(BCLK) = 32 kHz, flash memory off/program operation			
	on RAM: 45 μ A			
	Wait mode (system clock = XCIN (32 kHz)), peripheral function clock on: 6μ A			
	Wait mode (system clock = XCIN (32 kHz)), peripheral function clock off: 4.5 μ A			
	Wait mode (system clock = fOCO-S (125 kHz)), peripheral function clock on:			
	$13 \mu\text{A}$			
	Wait mode (system clock = fOCO-S (125 kHz)), peripheral function clock off:			
	7.5 μΑ			
	Stop mode (all clocks off): 2 μA			
	*When VCC = VCCRF = 1.8 to 3.6 V and RF = off			
pient Temperature	-20°C to 85°C (N version)			
	40-pin HWQFN			
	Package code: PWQN0040KB-A (previous code: 40PJS-A)			
	pient Temperature			

 Table 1.2
 Specifications for R8C/3MQ Group (2)

Note:

1. Refer to **5. Electrical Characteristics** for details on the measurement conditions.



Current of Aug 2011

Table 1.3

1.2 Product List

Table 1.3 lists Product List for R8C/3MQ Group. Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/3MQ Group.

Product List for R8C/3MQ Group

Part No.	ROM C	apacity	RAM	Package Type	Remarks
Fait NO.	Program ROM	Data flash	Capacity	Fackage Type	Remarks
R5F213M6QNNP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PWQN0040KB-A	N version
R5F213M7QNNP	48 Kbytes	1 Kbyte × 4	4 Kbytes		
R5F213M8QNNP	64 Kbytes	1 Kbyte × 4	6 Kbytes		
R5F213MAQNNP	96 Kbytes	1 Kbyte × 4	7 Kbytes		
R5F213MCQNNP	128 Kbytes	1 Kbyte × 4	7.5 Kbytes		




Figure 1.1 Part Number, Memory Size, and Package of R8C/3MQ Group



1.3 Block Diagram

Figure 1.2 shows a Block Diagram.





Figure 1.2 Block Diagram



1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View). Table 1.4 outlines Pin Name Information by Pin Number.







Pin			I/O Pin Functions for Peripheral Modules					
Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I ² C bus	RF Pin Other
1	VREGOUT3							
2	VSS2							
3	XIN							
4	XOUT							
5	RESET							
6	VSS1							
7	MODE							
8	VCC							
9	(XCIN)	P4_3						
10	(XCOUT)	P4_4						
11		P1_7	KI7/INT1	(TRAIO)				
12		P1_6	KI6		(CLK0)			
13		P1_5	KI5(/INT1)	(TRAIO)	(RXD0)			
14		P1_4	KI4	(TRCCLK)	(TXD0)			
15		P1_3	KI3	TRBO(/TRCIOC)				
16		P1_2	KI2	(TRCIOB)				
17		P1_1	KI1	(TRCIOA/TRCTRG)				
18		P1_0	KI0	(TRCIOD)				
19								IFRXTP
20								IFRXTN
21	VCCRF							
22	VREGOUT1							
23	VREG1							
24	VREG2							
25	VSSRF							
26								RFIOP
27								RFION
28	VSSRF1							
29	VSSRF2							
30	VREG3							
31	VREGOUT2							
32	VREG4							4.014/
33		P0_4		TREO(/TRCIOB)		000	0.5.4	ASW
34		P3_7		TRAO		SSO	SDA	
35		P3_5		(TRCIOD)		SSCK	SCL	
36 37		P3_4		(TRCIOC)		SSI		
37 38		P3_3 P3_1	INT3	(TRCCLK) (TRBO)		SCS		
30		P3_1 P3_0		(TRAO)				
40		P4_5	INTO					
Bottom	DIEGND							
side								

 Table 1.4
 Pin Name Information by Pin Number

Note:

1. The function in parentheses can be assigned to the pin by a program.



1.5 Pin Functions

Tables 1.5 and 1.6 list Pin Functions.

Table 1.5Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS1	—	Apply 1.8 to 3.6 V to the VCC pin. Apply 0 V to the VSS1 pin.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock oscillation circuit I/O.
XIN clock output	XOUT	I/O	Connect a crystal oscillator between the XIN and XOUT pins.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock oscillation circuit I/O.
XCIN clock output	XCOUT	0	Connect a crystal oscillator between the XCIN and XCOUT pins.
INT interrupt input	INTO, INT1, INT3	I	INT interrupt input pins. INT0 is used as an input pin for timer RB and timer RC.
Key input interrupt input	KIO to KI7	I	Key input interrupt input pins.
Timer RA	TRAIO	I/O	Timer RA I/O pin.
	TRAO	0	Timer RA output pin.
Timer RB	TRBO	0	Timer RB output pin.
Timer RC	TRCCLK	I	External clock input pin.
	TRCTRG	I	External trigger input pin.
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins.
Timer RE	TREO	0	Divided clock output pin.
Serial interface	CLK0	I/O	Transfer clock I/O pin.
	RXD0	I	Serial data input pin.
	TXD0	0	Serial data output pin.
SSU	SSI	I/O	Data I/O pin.
	SCS	I/O	Chip-select signal I/O pin.
	SSCK	I/O	Clock I/O pin.
	SSO	I/O	Data I/O pin.
I ² C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
I/O ports	P0_4, P1_0 to P1_7, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program.

I: Input O: Output I/O: Input and output



Table 1.6	Pin Functions (2)
-----------	-------------------


Item	Pin Name	I/O Type	Description
Analog power supply input	VCCRF, VSSRF, VSSRF1, VSSRF2, VSS2, DIEGND	_	Apply the same voltage as the VCC of 1.8 V to 3.6 V to VCCRF. Apply 0 V to VSSRF, VSSRF1, VSSRF2, VSS2, and DIEGND.
	VREG1	_	1.5 V IF VDD pin. Connect to the VREGOUT1 pin.
	VREG2	_	1.5 V LNA/MIX/PA VDD pin. Connect to the VREGOUT1 pin.
	VREG3	_	1.5 V PLL ANALOG VDD pin. Connect to the VREGOUT1 pin.
	VREG4	_	1.5 V PLL DIGITAL VDD pin. Connect to the VREGOUT1 pin.
Regulator output	VREGOUT1	_	On-chip regulator output (1.5 V) pin for the analog circuit. Connect only a bypass capacitor between pins VREGOUT1 and VSS. Use only as the power supply for pins VREG1, VREG2, VREG3, and VREGF4.
	VREGOUT2	_	Regulator output (1.5 V) pin for the VCO circuit. Connect only a bypass capacitor between pins VREGOUT2 and VSS. Do not use as the power supply for other circuits.
	VREGOUT3	_	Regulator output (1.5 V) pin for the XIN oscillation circuit. Connect only a bypass capacitor between pins VREGOUT3 and VSS. Do not use as the power supply for other circuits.
RF I/O	RFIOP, RFION	I/O	RF I/O pins
Test pins	IFRXTN, IFRXTP	I/O	Ports for testing. Leave open or apply 0 V.
External antenna switch control output	ASW	Ο	Signal output pin to control the external antenna switch. If antenna switch control is not required, leave open.

I: Input O: Output I/O: Input and output



2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.





2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of a relocatable interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



3. Memory

3.1 R8C/3MQ Group

Figure 3.1 is a Memory Map of R8C/3MQ Group. The R8C/3MQ Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. However, for products with internal ROM (program ROM) capacity of 64 Kbytes or more, the internal ROM is also allocated higher addresses, beginning with address 0FFFFh.


For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh, and a 96-Kbyte internal ROM is allocated addresses 04000h to 1BFFFh.

The fixed interrupt vector table is allocated addresses 08000h to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



Notes:

1. The data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte).

Part Number		Internal ROM	Internal RAM		
Fait Nullibei	Size	Address 0YYYYh	Address ZZZZZh	Size	Address 0XXXXh
R5F213M6QNNP	32 Kbytes	08000h	-	2.5 Kbytes	00DFFh
R5F213M7QNNP	48 Kbytes	04000h	-	4 Kbytes	013FFh
R5F213M8QNNP	64 Kbytes	04000h	13FFFh	6 Kbytes	01BFFh
R5F213MAQNNP	96 Kbytes	04000h	1BFFFh	7 Kbytes	01FFFh
R5F213MCQNNP	128 Kbytes	04000h	23FFFh	7.5 Kbytes	021FFh

Figure 3.1 Memory Map of R8C/3MQ Group



4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.11 list the special function registers. Table 4.12 lists the ID Code Areas and Option Function Select Area.

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	00101000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h		l l	
0011h			
0012h		l l	
0013h			
0014h			
0015h			
0016h			
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
			1000000b ⁽³⁾
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h			
0024h			
0025h			
0026h			
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h			
002Ah			
002Bh			
002Ch			
002Dh			
002Eh			
002Fh			

Table 4.1 SFR Information (1) (0000h to 002Fh) ⁽¹⁾

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.

2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.

3. The CSPROINI bit in the OFS register is set to 0.



Address	Register	Symbol	After Reset
0030h	Voltage Monitor Circuit Control Register	СМРА	00h
0031h	Voltage Monitor Circuit Edge Select Register	VCAC	00h
0032h			
0033h			
0034h	Voltage detection Register 2	VCA2	00h ⁽³⁾
			0010000b ⁽⁴⁾
0035h			
0036h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0037h			
0038h	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b ⁽³⁾
			1100X011b ⁽⁴⁾
0039h	Voltage Monitor 1 Circuit Control Register	VW1C	10001010b
003Ah	WDT Detection Flag	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h	BB Timer Compare 2 Interrupt Control Register	BBTIM2IC	XXXXX000b
0043h			
0044h			
0045h			
0046h		TDOIO	
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h 0049h			
0049h 004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004An 004Bh		TREIC	^^^^0000
004Bh			
004Ch	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh			
004Fh	SSU Interrupt Control Register/IIC bus Interrupt Control Register ⁽²⁾	SSUIC/IICIC	XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h			
0054h	Bank 0 Reception Complete/IDLE Interrupt Control Register (5)	BBRX0IC/BBIDELIC	XXXXX000b
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch	BB Timer Compare 1 Interrupt Control Register	BBTIM1IC	XX00X000b
005Dh	INTO Interrupt Control Register	INTOIC	XX00X000b
005Eh	CCA Complete Interrupt Control Register	BBCCAIC	XXXXX000b
005Fh	BB Timer Compare 0 Interrupt Control Register	BBTIM0IC	XXXXX000b
0060h			
0061h			
0062h 0063h			
0063h 0064h			
0065h			
0065h			+
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch	Address Filter Interrupt Control Register	BBADFIC	XXXXX000b
006Dh	Transmit Overrun Interrupt Control Register	BBTXORIC	XXXXX000b
006Eh	Transmission Complete Interrupt Control Register	BBTXIC	XX00XX00b
006Fh	Receive Overrun 1 Interrupt Control Register	BBRXOR1IC	XXXXX000b
X: Undefined			

SFR Information (2) (0030h to 006Fh) (1) Table 4.2

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.

2. Selectable by the IICSEL bit in the SSUIICSR register.

The LVDAS bit in the OFS register is set to 1.
 The LVDAS bit in the OFS register is set to 0.

5. Can be selected by the BANK0INTSEL bit in the BBTXRXMODE4 register.



Address	Register	Symbol	After Reset
0070h	PLL Lock Detection Interrupt Control Register	BBPLLIC	XXXXX000b
0070h	Receive Overrun 0/Calibration Complete Interrupt Control Register ⁽³⁾	BBRXOR0IC/BBCALIC	XXXXX000b
0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0073h	Bank 1 Reception Complete/Clock Regulator Interrupt Control Register (2)	BBRX1IC/BBCREGIC	XXXXX000b
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			
0080h	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch			
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			+
009Dh			+
009Eh			+
009Eh			+
0091 h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A01	UARTO Bit Rate Register	U0BRG	XXh
00A111 00A2h	UARTO Transmit Buffer Register	U0TB	XXh
00A2h		0010	XXh
00A3h 00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A411 00A5h	UARTO Transmit/Receive Control Register 0	U0C1	00001000b
00A5h	UARTO Receive Buffer Register	UORB	XXh
00A6h 00A7h	ONTO NECEIVE DUILEL NEGISTEL	UURB	XXh
00A7h 00A8h			
			+
00A9h			
00AAh			
00ABh			
00ACh			
00ADh			
00AEh			
00AFh			
X: Undefined			

SFR Information (3) (0070h to 00AFh)⁽¹⁾ Table 4.3

Notes:

1. The blank areas are reserved and cannot be accessed by users.

Can be selected by the BANK1INTSEL bit in the BBTXRXMODE4 register.
 Can be selected by the ROR0INTSEL bit in the BBTXRXMODE4 register.

00B0h	
O0DFh 00DFh P0 XXh 00E1h Port P0 Register P1 XXh 00E1h Port P0 Direction Register P1 XXh 00E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E4h 00E5h Port P3 Register P3 XXh 00E6h 00E8h Port P4 Register PD3 00h 00E8h Port P4 Register PD4 Xh 00E9h 00E6h 00E8h Port P4 Direction Register PD4 00h 00E8h 00E6h 00E7h <td></td>	
O0DFh Pot XXh 00E1h Port P1 Register P1 XXh 00E2h Port P0 Direction Register P1 XXh 00E3h Port P1 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E3h Port P1 Direction Register P3 XXh 00E5h Port P3 Register P3 XXh 00E6h	
O0E0h Port P0 Register P0 XXh 00E1h Port P1 Register P1 XXh 00E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E4h 00E5h Port P3 Register P3 XXh 00E6h 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 XXh 00E9h 00E6h 00E8h Port P4 Direction Register PD4 00h	
ODE th Port P1 Register P1 XXh 00E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E4h	
O0E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E4h 00E5h Port P3 Register P3 XXh 00E6h 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 XXh 00E9h 00E6h 00E8h Port P4 Register PD4 0Xh 00E9h 00E6h 00E0h 00E6h <t< td=""><td></td></t<>	
O0E3h Port P1 Direction Register PD1 O0h 00E4h Port P3 Register P3 XXh 00E6h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 XXh 00E9h Port P4 Register P4 XXh 00E8h Port P4 Direction Register P04 00h 00E8h Port P4 Direction Register P04 00h 00E6h Port P4 Direction Register P04 00h 00E8h Port P4 Direction Register P04 00h 00E6h Port P4 Port P4 Port P4 Port P4 00F6h Port P4 Port P4 Port P4 Port P4	
O0E5h Port P3 Register P3 XXh 00E6h	
ODE6h OD 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 XXh 00E9h 00E8h Port P4 Direction Register PD4 00h 00E8h 00E0h 00E0h 00E0h 00E0h 00E1h 00E1h 00E1h	
O0E7h Port P3 Direction Register PD3 O0h 00E8h Port P4 Register P4 XXh 00E9h	
O0E8h Port P4 Register P4 XXh O0E9h	
O0E9h O0E 00EAh Port P4 Direction Register PD4 00h 00EBh Image: Constraint of the second	
O0EAh Port P4 Direction Register PD4 00h 00EBh	
00EBh	
00ECh	
00EDh 00EFh 00F0h 00F1h 00F2h 00F3h 00F4h 00F3h 00F3h 00F5h 00F6h 00F3h 00F3h 00F3h 00F3h 00F6h 00F8h 00F9h	
00EFh 00F0h 00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h	
00F0h	
00F1h	
00F2h	
00F3h	
00F4h	
00F5h	
00F6h	
00F7h	
00F8h 00F9h	
00F9h	
00FAh	
00FBh	
00FCh	
00FDh	
00FEh 00FFh 00FFh	
0100h Timer RA Control Register TRACR 00h	
0101h Timer RA I/O Control Register TRAIOC 00h	
0102h Timer RA Mode Register TRAMR 00h	
0103h Timer RA Prescaler Register TRAPRE FFh	
0104h Timer RA Register TRA FFh	
0105h	
0106h	
0107h	
0108h Timer RB Control Register TRBCR 00h	
0109h Timer RB One-Shot Control Register TRBOCR 00h 010Ah Timer RB I/O Control Register TRBIOC 00h	
010Ah Timer RB I/O Control Register TRBIOC 00h 010Bh Timer RB Mode Register TRBMR 00h	
010Dh Timer RB Prescaler Register TRBPRE FFh	
010Dh Timer RB Secondary Register TRBSC FFh	
010Eh Timer RB Primary Register TRBPR FFh	
010Fh	
0110h	
0111h	
0112h	
0113h	
0114h	
0115h 0116h	
01101 0117h	
0118h Timer RE Second Data Register / Counter Data Register TRESEC 00h	
0119h Timer RE Minute Data Register / Compare Data Register TREMIN 00h	
011Ah Timer RE Hour Data Register TREHR 00h	
011Bh Timer RE Day of Week Data Register TREWK 00h	
011Ch Timer RE Control Register 1 TRECR1 00h	
011Dh Timer RE Control Register 2 TRECR2 00h	
011Eh Timer RE Count Source Select Register TRECSR 00001000b	
011Fh	

Table 4.4 SFR Information (4	4) ((00B0h to	011Fh) (*	1)
------------------------------	------	-----------	-----------	----

X: Undefined

Note:

Address	Register	Symbol	After Reset
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h 0127h	Timer RC Counter	TRC	00h 00h
0127h 0128h	Timer RC General Register A	TRCGRA	FFh
0129h			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh			FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh	Times DO Ocustos De sister o	TROOPS	FFh
0130h 0131h	Timer RC Control Register 2 Timer RC Digital Filter Function Select Register	TRCCR2 TRCDF	00011000b 00h
0131h 0132h	Timer RC Output Master Enable Register	TRCOER	0111111b
0133h		INCOLIN	01111115
0134h			
0135h			
0136h			
0137h			
0138h			
0139h			
013Ah 013Bh			
013Bh 013Ch			
013Dh			
013Eh			
013Fh			
:			
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h 0184h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h			
0186h			
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h			
018Ah			
018Bh			
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh 018Eh	INT Interrupt Input Din Select Desigter	INTSR	00h
018Eh	INT Interrupt Input Pin Select Register I/O Function Pin Select Register	PINSR	00h
0180 h			5011
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register ⁽²⁾	SSTDR / ICDRT	FFh
0195h	SS Transmit Data Register H ⁽²⁾	SSTDRH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR / ICDRR	FFh
0197h	SS Receive Data Register H ⁽²⁾	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 ⁽²⁾	SSCRH / ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 ⁽²⁾	SSCRL / ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR / ICSR	00h / 0000X000b
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSMR2 / SAR	00h
019Eh			
019Fh			
X: Undefined			

Table 4.5 SFR Information (5) (0120h to 019Fh) ⁽¹⁾

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

2. Selectable by the IICSEL bit in the SSUIICSR register.



Address	Register	Symbol	After Reset
01A0h			
:		1	I
01B0h			
01B1h	Flash Managa Otatus Davistan	FOT	400002005
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h	Flash Manage Control Deviator 0	EMBO	0.01
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h 01B7h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01BAh			
01BAn 01BBh			
01BCh			
01BDh			
01BDh			
01BEh			
01BFn 01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C0h	Audress Match Interrupt Register V	NVIADU	XXh
01C1h	4		
	Address Moteh Interrupt Englis Directory C		0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIERO	00h
01C4h 01C5h	Address Match Interrupt Register 1	RMAD1	XXh
			XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
:			
01DFh		8118.6	
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh	Dart D1 Drive Canacity Control Dr	04000	0.01
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h 01F2h	Drive Canacity Control Register 0	DBBO	Loop
01F2h 01F3h	Drive Capacity Control Register 0	DRR0	00h 00h
	Drive Capacity Control Register 1	DRR1	UUN
01F4h 01F5h	Input Threshold Control Register 0	VLT0	00h
01F5h 01F6h	Input Threshold Control Register 0	VLT0 VLT1	00h
01F6h		VL11	
01F7h 01F8h			
01F8h 01F9h			
	External Input Enable Register 0	INTEN	00b
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	INT Input Filter Select Register 0		Loop
01FCh		INTF	00h
01FDh 01FEh	Key Input Enable Register 0	KIEN	loob
			00h
01FEh 01FFh 0200h	Key Input Enable Register 1	KI1EN	00h

SFR Information (6) (01A0h to 02FFh) ⁽¹⁾ Table 4.6

X: Undefined



Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h 2C03h	DTC Transfer Vector Area		XXh XXh
2C03h	DTC Transfer Vector Area DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh XXh
2C3Ah	DTC Transfer Vector Area DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h 2C42h			XXh XXh
2C42h 2C43h	4		XXn XXh
2C431	4		XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah 2C4Bh			XXh XXh
2C4Bn 2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h 2C54h			XXh XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah	•		XXh
2C5Bh 2C5Ch			XXh XXh
2C5Dh	4		XXh
2C5Eh			XXh
2C5Fh	1		XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h			XXh
2C62h			XXh
2C63h 2C64h			XXh XXh
2C65h	4		XXh
2C66h	1		XXh
2C67h	1		XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h			XXh
2C6Ah	-		XXh
2C6Bh			XXh
2C6Ch 2C6Dh	4		XXh XXh
2C6Eh	4		XXh
2C6Fh			XXh
X: Undefined		+	+

Table 4.7SFR Information (7) (2C00h to 2C6Fh) (1)

X: Undefined

Note:

Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh	_		XXh
2C7Eh	_		XXh
2C7Fh		57050	XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h	_		XXh
2C82h			XXh
2C83h	_		XXh
2C84h	-		XXh
2C85h	-		XXh
2C86h	-		XXh
2C87h	DTO Ocustosi Data O	DTODO	XXh
2C88h 2C89h	DTC Control Data 9	DTCD9	XXh
	-		XXh
2C8Ah	-		XXh
2C8Bh 2C8Ch	-		XXh XXh
2C8Ch 2C8Dh	-		XXh
2C8Dh 2C8Eh	-		XXh
2C8Fh	-		XXh
2C0111 2C90h	DTC Control Data 10	DTCD10	XXh
2C90h	Bro contiol bata to	ВТОВТО	XXh
2C92h	-		XXh
2C93h	-		XXh
2C94h	-		XXh
2C95h	-		XXh
2C96h			XXh
2C97h			XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch	1		XXh
2C9Dh	1		XXh
2C9Eh	1		XXh
2C9Fh	1		XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h	1		XXh
2CA2h	1		XXh
2CA3h	7		XXh
2CA4h	7		XXh
2CA5h]		XXh
2CA6h]		XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
	7		XXh
2CAAh			
2CABh]		XXh
2CABh 2CACh			XXh
2CABh 2CACh 2CADh			XXh XXh
2CABh 2CACh			XXh

Table 4.8SFR Information (8) (2C70h to 2CAFh) (1)

X: Undefined Note:



Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
2CB7h	-		XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h	-		XXh
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBEh	-		XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2000h		BICBIC	XXh
2CC2h	-		XXh
	-		XXh
2CC3h	-		
2CC4h	4		XXh
2CC5h	4		XXh
2CC6h	_		XXh
2CC7h			XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh			XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h			XXh
2CD3h			XXh
2CD4h	-		XXh
2CD5h			XXh
2CD6h	-		XXh
2CD7h	_		XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD8h	Die contiol Data 19	DICDIS	XXh
2CD9h	_		XXh
2CDAn 2CDBh			
	_		XXh
2CDCh	4		XXh
2CDDh	4		XXh
2CDEh	4		XXh
2CDFh			XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h			XXh
2CE3h			XXh
2CE4h			XXh
2CE5h	7		XXh
2CE6h			XXh
2CE7h	7		XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h			XXh
2CEAh	-		XXh
2CEBh	-		XXh
2CEBII 2CECh	-		XXh
2CECh 2CEDh	-		XXh
2CEDh 2CEEh	-		XXn XXh
2CEEh 2CEFh	4		XXn XXh
			1 X X D

Table 4.9SFR Information (9) (2CB0h to 2CEFh) (1)

X: Undefined Note:



Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h	1		XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh	1		XXh
2CFCh			XXh
2CFDh	-		XXh
2CFEh	-		XXh
2CFFh			XXh
2D00h	Baseband Control Register	BBCON	00h
2D00h	Transmit/Receive Reset Register	BBTXRXRST	00h
2D0111 2D02h	Transmit/Receive Mode Register 0	BBTXRXMODE0	00h
2D02h 2D03h	Transmit/Receive Mode Register 0	BBTXRXMODE0	00h
2D04h	Receive Frame Length Register	BBRXFLEN	00h
2D05h	Receive Data Counter Register	BBRXCOUNT	00h
2D06h	RSSI/CCA Result Register	BBRSSICCARSLT	00h
2D07h	Transmit/Receive Status Register 0	BBTXRXST0	80h
2D08h	Transmit Frame Length Register	BBTXFLEN	00h
2D09h	Transmit/Receive Mode Register 2	BBTXRXMODE2	30h
2D0Ah	Transmit/Receive Mode Register 3	BBTXRXMODE3	00h
2D0Bh	Receive Level Threshold Set Register	BBLVLVTH	80h
2D0Ch	Transmit/Receive Control Register	BBTXRXCON	00h
2D0Dh	CSMA Control Register 0	BBCSMACON0	00h
2D0Eh	CCA Level Threshold Set Register	BBCCAVTH	80h
2D0Fh	Transmit/Receive Status Register 1	BBTXRXST1	00h
2D10h	RF Control Register	BBRFCON	00h
2D11h	Transmit/Receive Mode Register 4	BBTXRXMODE4	00h
2D12h	CSMA Control Register 1	BBCSMACON1	9Ch
2D13h	CSMA Control Register 2	BBCSMACON2	05h
2D14h	PAN Identifier Register	BBPANID	00h
2D15h		22171112	00h
2D16h	Short Address Register	BBSHORTAD	00h
2D10h	Short Address Register	BBSHORTAD	
			00h
2D18h	Extended Address Register	BBEXTENDAD0	00h
2D19h			00h
2D1Ah		BBEXTENDAD1	00h
2D1Bh			00h
2D1Ch	1	BBEXTENDAD2	00h
2D1Dh			00h
2D1Eh		BBEXTENDAD3	00h
2D1Fh			00h
2D20h	Timer Read-Out Register 0	BBTIMEREAD0	00h
2D21h	1 -		00h
2D22h	Timer Read-Out Register 1	BBTIMEREAD1	00h
2D23h	1		00h
2D24h	Timer Compare 0 Register 0	BBCOMPOREGO	00h
2D25h		-200	00h
2D26h	Timer Compare 0 Register 1	BBCOMP0REG1	00h
2D2011 2D27h			00h
	Timer Compare 1 Register 0	PPCOMP4PECO	
2D28h	Timer Compare 1 Register 0	BBCOMP1REG0	00h
2D29h	Times Company 4 De sister 4	DECONDUCEO (00h
2D2Ah	Timer Compare 1 Register 1	BBCOMP1REG1	00h
2D2Bh			00h
2D2Ch	Timer Compare 2 Register 0	BBCOMP2REG0	00h
2D2Dh			00h
2D2Eh	Timer Compare 2 Register 1	BBCOMP2REG1	00h
2D2Fh			00h

Table 4.10SFR Information (10) (2CF0h to 2D2Fh) (1)

X: Undefined Note:



Address	Register	Symbol	After Rese
2D30h	Time Stamp Register 0	BBTSTAMP0	00h
2D31h			00h
2D32h	Time Stamp Register 1	BBTSTAMP1	00h
2D33h			00h
2D34h	Timer Control Register	BBTIMECON	00h
2D35h	Backoff Period Register	BBBOFFPROD	00h
2D36h	-		
2D37h			
2D38h			
2D39h			
2D3Ah	PLL Division Register 0	BBPLLDIVL	65h
2D3Bh	PLL Division Register 1	BBPLLDIVH	09h
2D3Ch	Transmit Output Power Register	BBTXOUTPWR	00h
2D3Dh	RSSI Offset Register	BBRSSIOFS	F6h
2D3Eh			
2D3Fh			
2D40h			
:	•	·	
2D45h			
2D46h	Automatic ACK Response Timing Adjustment Register	BBACKRTNTIMG	22h
2D47h			
2D63h			
2D64h			
2D65h			
2D66h			
2D67h			
2D68h	Verification Mode Set Register	BBEVAREG	00h
2D69h			
2D6Ah			
2D6Bh			
2D6Ch			
2D6Dh			
2D6Eh			
2D6Fh			
2D70h			
2D71h			
2D72h			
2D73h			
2D74h			
2D75h			
2D76h	IDLE Wait Set Register	BBIDELWAIT	01h
2D77h			
2D78h			
2D79h			
2D7Ah	ANTSW Output Timing Set Register	BBANTSWTIMG	72h
2D7Bh			
2D7Ch	RF Initial Set Register	BBRFINI	XXh
2D7Dh			XXh
2D7Eh			
2D7Fh			
2D80h			
2D81h			
2D82h	ANTSW Control Register	BBANTSWCON	00h
2D83h			
:			
2DFFh			
2E00h	Transmit RAM	TRANSMIT_RAM_STA	RT
:	Transmit RAM		
2E7Eh	Transmit RAM	TRANSMIT_RAM_EN	D
2E7Fh			
2D80h	Receive RAM	RECIEVE_RAM_STA	RT
:	Receive RAM	·	÷
•			
2EFEh	Receive RAM	RECIEVE_RAM_END	
	Receive RAM	RECIEVE_RAM_END	

Table 4.11 SFR Information (11) (2D30h to 2FFFh) ⁽¹⁾

2FFFh

X: Undefined Note:

(Note 1)

ddress	Area Name	Symbol	After Reset	
:				
FDBh Option Function	n Select Register 2	OFS2	(Note 1)	
:				
FDFh ID1			(Note 2)	
:				
FFE3h ID2			(Note 2)	
FEBh ID3			(Note 2)	
FEFh ID4			(Note 2)	
FFF3h ID5			(Note 2)	
			(Nists 0)	
FFF7h ID6			(Note 2)	
: FFBh ID7			(Noto 2)	
			(Note 2)	

Table 4.12 ID Code Areas and Option Function Select Area

Notes:

FFFFh Option Function Select Register

 The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

OFS

At shipment, the option function select area is set to FFh. It is set to the written value after written by the user.

2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. At shipment, the ID code areas are set to FFh. They are set to the written value after written by the user.



5. Electrical Characteristics

Symbol		Parameter	Condition	Rated Value	Unit
VCC	Digital supply voltage	•		-0.3 to 3.8	V
VCCRF	Analog supply voltag	e		-0.3 to 3.8	V
Vı	Input voltage	RESET, MODE, P0_4, P1, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5		-0.3 to Vcc + 0.3	V
Vo	Output voltage P0_4, P1, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5			-0.3 to Vcc + 0.3	V
VRFIO	RF I/O pins	RFIOP, RFION		-0.3 to 2.1	V
VTESTIO	Test ports	IFRXTP, IFRXTN		-0.3 to 2.1	V
VANAIN	1.5 V analog supply VREG1, VREG2, VREG3, (input) VREG4			-0.3 to 2.1	V
VANAOUT	1.5 V analog supplyVREGOUT1, VREGOUT2, VREGOUT3			-0.3 to 2.1	V
VXINOUT	Main clock I/O XIN, XOUT			-0.3 to 2.1	V
Pd	Power dissipation	·	$-20^{\circ}C \le T_{opr} \le 85^{\circ}C$	300	mW
Topr	Operating ambient temperature	(1) During MCU operation under the conditions other than (2) and (3) below.		-20 to 85	°C
		(2) During programming and erasing of the flash memory using a serial programmer or parallel programmer.		0 to 60	
		 (3) During on-chip debugging with the E8a emulator connected 		10 to 35	
Tstg	Storage temperature			-65 to 150	°C

Table 5.1 Absolute Maximum Ratings



					0 IV	Ì	Standard	1	
Symbol		Р	arameter		Conditions	Min.	Тур.	Max.	Unit
VCC	Digital supply voltage		ditions other	eration under the than (2) and (3)		1.8	3.3	3.6	V
		 (2) During programming and erasing of the flash memory using a serial programmer or parallel programmer. 			2.7	—	3.6		
		(3) Duri	iring on-chip debugging with the			2.7	—	3.6	
VOODE	A		emulator co	onnected		4.0			
VCCRF VSS/ VSS2/ VSSRF/ VSSRF1/ VSSRF2/ DIEGND	Analog supply vo Supply voltage	VSS1, V	ge /SS1, VSS2, VSSRF, VSSRF1, /SSRF2, DIEGND			1.8	3.3 0	3.6	VV
Viн	Input "H" voltage	Other th	ian CMOS ir	nput		0.8 Vcc		Vcc	V
		CMOS	Input level	Input level selection:	$2.7~V \leq Vcc \leq 3.6~V$	0.55 Vcc		Vcc	V
		input	switching	0.35 Vcc	$1.8~V \leq Vcc < 2.7~V$	0.65 Vcc		Vcc	V
			function	Input level selection:	$2.7~V \leq Vcc \leq 3.6~V$	0.7 Vcc		Vcc	V
			(I/O port)	0.5 Vcc	$1.8~V \leq Vcc < 2.7~V$	0.8 Vcc		Vcc	V
				Input level selection:	$2.7~V \leq Vcc \leq 3.6~V$	0.85 Vcc	—	Vcc	V
				0.7 Vcc	$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0.85 Vcc		Vcc	V
VIL	Input "L" voltage	Other th	an CMOS ir	nput		0		0.2 Vcc	V
		CMOS Input level input switching function (I/O port)	Input level	hing 0.35 Vcc	$2.7 \text{ V} \leq \text{Vcc} \leq 3.6 \text{ V}$	0		0.2 Vcc	V
			switching		$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0		0.2 Vcc	V
					2.7 V ≤ Vcc ≤ 3.6 V	0		0.3 Vcc	V
			(I/O port) 0.5 Vcc	$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0		0.2 Vcc	V	
				Input level selection:	2.7 V ≤ Vcc ≤ 3.6 V	0		0.45 Vcc	V
				0.7 Vcc	$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0		0.35 Vcc	V
IOH(sum)	Peak sum output current	"H"	Sum of all	pins IOH(peak)			_	-160	mA
IOH(sum)	Average sum out current	put "H"	Sum of all	pins IOH(avg)		—		-80	mA
IOH(peak)	Peak output "H" o	current	Drive capa	city Low		_	—	-10	mA
			Drive capa	city High		_		-40	mA
IOH(avg)	Average output "I	- 1"	Drive capa	city Low		_	—	-5	mA
	current		Drive capa	city High		_	—	-20	mA
IOL(sum)	Peak sum output current	"L"	Sum of all	pins IOL(peak)		—	—	160	mA
IOL(sum)	Average sum out current	put "L"	Sum of all	pins IOL(avg)		—	—	80	mA
IOL(peak)	Peak output "L" c	urrent	Drive capa	,		—	—	10 40	mA mA
	Average output "I	"	Drive capa Drive capa					40 5	mA mA
IOL(avg)	current	-	Drive capa	•		_		5 20	
f(VINI)	XIN clock input of	cillation			181/51/00 5261/		16	20	mA MHz
f(XIN)					$1.8 V \le Vcc \le 3.6 V$			25	
f(XCIN)	XCIN clock input				$1.8 V \le Vcc \le 3.6 V$	30	32.768	35	kHz M⊔z
-	System clock free		f(XIN)=16I		$1.8 V \le Vcc \le 3.6 V$	—		16	MHz
f(BCLK)	CPU clock freque	псу	f(XIN)=16 I	VIFIZ	$2.7 V \le Vcc \le 3.6 V$			16	MHz
					$2.2 V \le Vcc < 2.7 V$			8	
					$1.8~V \leq Vcc < 2.2~V$		—	4	

Table 5.2	Recommended Operating Conditions (1	1)
-----------	-------------------------------------	----

Notes:

 $\label{eq:Vcc} \begin{array}{l} \text{1. Vcc} = 1.8 \text{ to } 3.6 \text{ V} \text{ and } T_{\text{opr}} = -20^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{, unless otherwise specified.} \\ \hline \text{2. The average output current indicates the average value of current measured during 100 ms.} \end{array}$






Figure 5.1 Ports P0, P1, P3 and P4 Timing Measurement Circuit



Symbol	Parameter	Conditions		Standa	rd	Unit
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit
—	Program/erase endurance (2)		1,000 ⁽³⁾	—	—	times
_	Byte program time		—	80	500	μS
_	Block erase time		—	0.3	—	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_	5 + CPU clock × 3 cycles	ms
-	Interval from erase start/restart until following suspend request		0	_	—	μS
-	Time from suspend until erase restart		—	_	30 + CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly stopped until reading is enabled		_	_	30 + CPU clock × 1 cycle	μS
—	Program, erase voltage	CPU rewrite mode	1.8	_	3.6	V
		Standard serial I/O mode	2.7	_	3.6	
		Parallel I/O mode	2.7	_	3.6	
_	Read voltage		1.8	—	3.6	V
_	Program, erase temperature		0	—	60	°C
	Data hold time (7)	Ambient temperature = 55°C	20	_	—	year

Table 5.3 Flash Memory (Program ROM) Electrical Characteristics

Notes:

1. Vcc = 2.7 to 3.6 V and $T_{opr} = 0$ to 60°C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.



Symbol	Parameter	Conditions	Standard		ard	Unit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
—	Program/erase endurance (2)		10,000 (3)	_	—	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		—	160	1500	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	300	1500	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		—	0.2	1	S
_	Block erase time (program/erase endurance > 1,000 times)		—	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		—	_	5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	—	μS
_	Time from suspend until erase restart		—		30 + CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly stopped until reading is enabled		—		30 + CPU clock × 1 cycle	μS
_	Program, erase voltage	CPU rewrite mode	1.8		3.6	V
		Standard serial I/O mode	2.7	_	3.6	
		Parallel I/O mode	2.7	_	3.6	
—	Read voltage		1.8		3.6	V
—	Program, erase temperature	CPU rewrite mode	-20	—	85	°C
		Standard serial I/O mode	0		60]
		Parallel I/O mode	0	—	60	1
—	Data hold time (7)	Ambient temperature = 55°C	20	—	—	year

Table 5.4 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Notes: 1. Vcc = 1.8 to 3.6 V and $T_{opr} = -20^{\circ}$ C to 85°C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the

programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)


4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. The data hold time includes time that the power supply is off or the clock is not supplied.








Table 5.5 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Unit
Vdet0	Voltage detection level Vdet0_0		1.80	1.90	2.05	V
-	Voltage detection 0 circuit response time ⁽³⁾	At the falling of Vcc from 3.6 V to (Vdet0_0 - 0.1) V	—	6	150	μS
—	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 3.0 V	_	1.5	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		_	_	100	μs

Notes:

1. The measurement condition is Vcc = 1.8 V to 3.6 V and $T_{opr} = -20^{\circ}C$ to 85°C.

- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 3. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

Table 5.6 Voltage Detection 1 Circuit Electrical Characteristics

Sumbol	Parameter	Condition		Unit		
Symbol	Faranielei	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level Vdet1_2 ⁽²⁾	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_5 ⁽²⁾	At the falling of Vcc	2.75	2.95	3.15	V
—	Hysteresis width at the rising of Vcc in voltage detection 1 circuit		_	0.07	—	V
—	Voltage detection 1 circuit response time (3)	At the falling of Vcc from $3.6 \text{ V to } (\text{Vdet1}_0 - 0.1) \text{ V}$	_	60	150	μS
—	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 3.0 V	_	1.7		μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽⁴⁾		_	—	100	μS

Notes:

1. The measurement condition is Vcc = 1.8 V to 3.6 V and Topr = -20° C to 85°C.

2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.

3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.



Symbol	Parameter	Condition		Unit		
	Falameter	Condition	Min.	Тур.	Max.	Unit
trth	External power Vcc rise gradient	(1)	0		50,000	mV/msec

Notes:

1. The measurement condition is $T_{opr} = -20^{\circ}C$ to 85°C, unless otherwise specified.

^{2.} To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.




Figure 5.3 Power-on Reset Circuit Electrical Characteristics



Table 5.8	System Clock Low-Speed On-Chip O	scillator Circuit Elec	trical Characteristics	

Symbol	Parameter	Condition		Standard		Unit
Symbol	i arameter	Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		100	125	150	kHz
—	Oscillation stability time			30	100	μS

Note:

1. Vcc = 1.8 V to 3.6 V and Topr = -20° C to 85°C, unless otherwise specified.

Table 5.9 Watchdog Timer Low-Speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falametei	Condition	Min.	Тур.	Max.	Unit
fOCO-WDT	Low-speed on-chip oscillator frequency		60	125	250	kHz
—	Oscillation stability time		_	30	100	μS

Note:

1. Vcc = 1.8 V to 3.6 V and $T_{opr} = -20^{\circ}C$ to 85°C, unless otherwise specified.

Table 5.10 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition		Unit		
Symbol Parameter	Farameter	Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during		—	—	2,000	μs
	power-on ⁽²⁾					

Notes:

1. The measurement condition is Vcc = 1.8 to 3.6 V and $T_{opr} = 25^{\circ}C$.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.11 Timing Requirements of Synchronous Serial Communication Unit (SSU) ⁽¹⁾


Cumbal	Paramete	~ #	Conditions		Standard		Unit
Symbol	Paramete	J I	Conditions	Min.	Тур.	Max.	Unit
tsucyc	SSCK clock cycle tim	ie		4		—	tcyc (2)
tHI	SSCK clock "H" width	ו		0.4	_	0.6	tsucyc
tLO	SSCK clock "L" width			0.4		0.6	tsucyc
t RISE	SSCK clock rising	Master		—	_	1	tcyc (2)
	time	Slave		—	-	1	μS
tFALL	SSCK clock falling	Master		—	_	1	tCYC ⁽²⁾
	time	Slave		—	_	1	μS
tsu	SSO, SSI data input	setup time		100	-	—	ns
tн	SSO, SSI data input	hold time		1	_	—	tcyc ⁽²⁾
t LEAD	SCS setup time	Slave		1tcyc + 50	_	—	ns
tlag	SCS hold time	Slave		1tcyc + 50	_	—	ns
top	SSO, SSI data outpu	t delay time		—	_	1.5	tcyc ⁽²⁾
tSA	SSI slave access tim	е	$2.7~V \leq Vcc \leq 3.6~V$	—	_	1.5tcyc + 100	ns
			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	—		1.5tcyc + 200	ns
tOR	SSI slave out open ti	me	$2.7~V \leq Vcc \leq 3.6~V$	—		1.5tcyc + 100	ns
			$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	_		1.5tcyc + 200	ns

Notes:


1. Vcc = 1.8 V to 3.6 V and $T_{opr} = -20^{\circ}C$ to 85°C, unless otherwise specified.

2. 1tCYC = 1/f1(s)









RENESAS




Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)




Sympol	Parameter	Condition	S	Standard			
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
tSCL	SCL input cycle time		12tcyc + 600 (2)	—	—	ns	
t SCLH	SCL input "H" width		3tcyc + 300 (2)	—	—	ns	
tSCLL	SCL input "L" width		5tcyc + 500 (2)	_	—	ns	
tsf	SCL, SDA input fall time		—	—	300	ns	
tSP	SCL, SDA input spike pulse rejection time		—	_	1tcyc (2)	ns	
t BUF	SDA input bus-free time		5tcyc (2)	_	—	ns	
t STAH	Start condition input hold time		3tcyc (2)	—	—	ns	
t STAS	Retransmit start condition input setup time		3tcyc (2)	—	—	ns	
t STOP	Stop condition input setup time		3tcyc (2)	—	—	ns	
tSDAS	Data input setup time		1tcyc + 40 ⁽²⁾	—	—	ns	
t SDAH	Data input hold time		10	_		ns	


Table 5.12	Timing Requirements of I ² C bus Interface

Notes:

1. Vcc = 1.8 V to 3.6 V and Topr = -20° C to 85°C, unless otherwise specified.

2. 1tcyc = 1/f1(s)







Symbol	Parameter		Condition		S	tanda	rd	Unit
Symbol	Falameter		Condition		Min.	Тур.	Max.	Unit
ICC	Power supply current	High-speed clock mode	CPU clock = Divide-by-4,	RF = off	-	2.5	—	mA
	Single-chip mode, output pins are open, other pins are VSS	XIN clock oscillator on f(XIN) = 16 MHz	(f(BCLK) = 4 MHz) 1.8 V ≤ VCC ≤ 3.6 V	RF = idle	—	4.0	—	mA
		XCIN clock oscillator on		RF = Tx	—	18	—	mA
		f(XCIN) = 32 kHz Low-speed on-chip		RF = Rx (reception standby)	—	24	—	mA
		oscillator on		RF = Rx	—	25	—	mA
		fOCO-S = 125 kHz		(reception in progress)		0.5		•
		System clock = XIN	CPU clock = Divide-by-2, (f(BCLK) = 8 MHz)	RF = off	_	3.5	_	mA
			2.2 V < VCC < 3.6 V	RF = idle	_	5.0	—	mA
				RF = Tx		19	—	mA
				RF = Rx (reception standby)	_	25	_	mA
				RF = Rx (reception in progress)	-	26	—	mA
			CPU clock = No division	RF = off	—	6.0	—	mA
			(f(BCLK) = 16 MHz) 2.7 V ≤ VCC ≤ 3.6 V	RF = idle	—	7.5	—	mA
				RF = Tx	—	21.5	—	mA
				RF = Rx (reception standby)	-	27.5	—	mA
				RF = Rx (reception in progress)	—	28.5	—	mA
		Low-speed on-chip oscillato	n mode	RF = off	<u> </u>	80		μA
		XIN clock off, XCIN clock Low-speed on-chip oscilla System clock = fOCO-S, (FMR27 = 1, VCA20 = 0	off, itor on: fOCO-S = 125 kHz					μ
	Low-speed clock mode XIN clock off XCIN clock oscillator on f(XCIN) = 32 kHz Low-speed on-chip oscillator off System clock = XCIN CPU clock = No division Wait mode XIN clock oscillator on: f(XCIN clock oscillator on: f(XCIN clock oscillator on: Low-speed on-chip oscill System clock = XIN	Low-speed clock mode XIN clock off XCIN clock oscillator on f(XCIN) = 32 kHz	FMR27 = 1	RF = off	_	95	_	μA
			VCA20 = 0 (flash memory low-current- consumption read mode)					
			FMSTP = 1	RF = off		45		μA
		System clock = XCIN	VCA20 = 0 (Flash memory off, program operation on RAM)			40		μΑ
		XIN clock oscillator on: f(X XCIN clock oscillator on: f Low-speed on-chip oscilla	(XČIN) = 32 kHz ttor on: fOCO-S = 125 kHz	RF = Rx (reception standby)	_	23	_	mA
		XIN clock off XCIN clock oscillator on f(XCIN) = 32 kHz Low-speed on-chip	Peripheral function clock on VCA26 = VCA25 = 0 VCA20 = 1 (voltage detection circuit stopped, internal power consumption enabled)	RF = off	_	6.0	_	μΑ
		System clock = XCIN While a WAIT instruction is	Peripheral function clock off VCA26 = VCA25 = 0 VCA20 = 1 (voltage detection circuit stopped, internal power consumption enabled)	RF = off	_	4.5	_	μΑ
		Wait mode XIN clock off XCIN clock oscillator on Low-speed on-chip oscillator on fOCO-S = 125 kHz	Peripheral function clock on VCA26 = VCA25 = 0 VCA20 = 1 (voltage detection circuit stopped, internal low power consumption enabled)	RF = off	—	13.0	_	μΑ
		System clock = fOCO-S While a WAIT instruction is executed	Peripheral function clock off VCA26 = VCA25 = 0 VCA20 = 1 (voltage detection circuit stopped, internal low power consumption enabled)	RF = off	_	7.5	_	μΑ
		Stop mode (Topr = 25°C) XIN clock off, XCIN clock Low-speed on-chip oscilla VCA26 = VCA25 = 0 (volt	off,	RF = off	—	2.0	_	μA

Table 5.13Electrical Characteristics (1) $[1.8 V \le VCC \le 3.6 V]$
(Topr = -20°C to 85°C, unless otherwise specified)



Cumhal	Parameter		Condition		Standard			Unit	
Symbol	Pala	meter	Condition		r Condition Min.		Тур.	Max.	Unit
Vон	Output "H" voltage	P0_4, P1, P3_0,	Drive capacity High	Iон = -5 mA	Vcc - 0.5	_	Vcc	V	
		P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5	Drive capacity Low	Іон = –1 mA	Vcc - 0.5		Vcc	V	
Vol	Output "L" voltage	P0_4, P1, P3_0,	Drive capacity High	IoL = 5 mA	—		0.5	V	
		P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5	Drive capacity Low	IoL = 1 mA	—	_	0.5	V	
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, KI4, KI6, KI7, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, RXD0, CLK0, SSI, SCL, SDA, SSO	VCC = 3.0 V VCC = 3.0 V		0.1	0.4		V	
		RESET		,	0.1	0.5		•	
Ін	Input "H" current		VI = 3 V, Vcc = 3.0 \		—	_	4.0	μA	
lı∟	Input "L" current		VI = 0 V, Vcc = 3.0 \	/	—		-4.0	μA	
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 3.0 \	/	42	84	168	kΩ	
Rfxin	Feedback resistance	XIN			—	0.3	—	MΩ	
RfxCIN	Feedback resistance	XCIN			—	8	—	MΩ	
VRAM	RAM hold voltage		During stop mode		1.8	—	3.6	V	

Table 5.14Electrical Characteristics (2) $[2.7 V \le VCC \le 3.6 V]$

Note:

1. 2.7 V \leq Vcc \leq 3.6 V, T_{opr} = -20°C to 85°C, and f(XIN) =16 MHz, unless otherwise specified.



Timing requirements (Vcc = 3 V, Topr = -20°C to 85°C, unless otherwise specified)

Table 5.15TRAIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	_	ns	
twh(traio)	TRAIO input "H" width	120	_	ns	
twl(traio)	TRAIO input "L" width	120		ns	




Figure 5.8 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.16 Serial Interface

Symbol	Parameter		Stan	Unit	
Symbol			Min.	Max.	Unit
tc(CK)	CLK0 input cycle time	When an external clock is selected	300	_	ns
tw(CKH)	CLK0 input "H" width		150	_	ns
tw(CKL)	CLK0 Input "L" width		150	_	ns
td(C-Q)	TXD0 output delay time		_	120	ns
th(C-Q)	TXD0 hold time		0	_	ns
tsu(D-C)	RXD0 input setup time		30	_	ns
th(C-D)	RXD0 input hold time		90	_	ns
th(C-Q)	TXD0 output delay time	When an internal clock is selected	—	30	ns
tsu(D-C)	RXD0 input setup time	7	120	—	ns
th(C-D)	RXD0 input hold time		90	_	ns






Table 5.17	External Interrupt INTi (i = 0, 1, 3) Input, Key Input Interrupt	: Kli (i = 0 to 7)

Symbol	Parameter		Standard		
			Max.	Unit	
tw(INH)	INTi input "H" width, Kli input "H" width	380 (1)	_	ns	
tw(INL)	INTi input "L" width, Kli input "L" width	380 (2)		ns	

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.10 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V



Symbol	Parameter		Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	P0_4, P1, P3_0,	Drive capacity High	Iон = -2 mA	Vcc - 0.5		Vcc	V
		P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5	Drive capacity Low	Iон = -1 mA	Vcc - 0.5		Vcc	V
Vol	Output "L" voltage	P0_4, P1, P3_0,	Drive capacity High	IoL = 2 mA	—	_	0.5	V
		P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5	Drive capacity Low	IOL = 1 mA	_	_	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, KI4, KI6, KI7, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, RXD0, CLK0, SSI, SCL, SDA, SSO	VCC = 2.2 V		0.05	0.20		V
		RESET	VCC = 2.2 V		0.05	0.20	—	V
Ін	Input "H" current		VI = 2.2 V, VCC = 2.2	2 V	_	_	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 2.2 V	/	—	_	-4.0	μΑ
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 2.2 V		70	140	300	kΩ
Rfxin	Feedback resistance	XIN			_	0.3	—	MΩ
RfxCIN	Feedback resistance	XCIN			—	8	—	MΩ
Vram	RAM hold voltage	•	During stop mode		1.8	_	3.6	V

Table 5.18 Electrical Characteristics (3) [1.8 V \leq Vcc < 2.7 V]

Note:

1. 1.8 V \leq Vcc < 2.7 V, T_{opr} = $-20^{\circ}C$ to 85°C, and f(XIN) = 16 MHz, unless otherwise specified.



Timing requirements (Vcc = 2.2 V, Topr = -20°C to 85°C, unless otherwise specified)

Table 5.19TRAIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	500	_	ns	
twh(traio)	TRAIO input "H" width	200	_	ns	
twl(traio)	TRAIO input "L" width	200		ns	




Figure 5.11 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 5.20 Serial Interface

Symbol	Parameter		Stan	Unit	
Symbol			Min.	Max.	Unit
tc(CK)	CLK0 input cycle time	When an external clock is selected	800	—	ns
tw(CKH)	CLK0 input "H" width		400	_	ns
tw(CKL)	CLK0 input "L" width		400	_	ns
td(C-Q)	TXD0 output delay time		—	200	ns
th(C-Q)	TXD0 hold time		0	_	ns
tsu(D-C)	RXD0 input setup time		150	_	ns
th(C-D)	RXD0 input hold time		90	_	ns
th(C-Q)	TXD0 output delay time	When an internal clock is selected	—	200	ns
tsu(D-C)	RXD0 input setup time		150	_	ns
th(C-D)	RXD0 input hold time		90	_	ns






Table 5.21	External Interrupt INTi	(i = 0, 1, 3) Input, Key	Input Interrupt Kli (i = 0 to 7)

Symbol	Parameter		Standard	
Symbol	Falameter	Min.	Max.	Unit
tw(INH)	INTi input "H" width, Kli input "H" width	1000 (1)	—	ns
tw(INL)	INTi input "L" width, Kli input "L" width	1000 (2)	_	ns

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.13 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V



Parameter		Condition	Standard		IEEE802.15.4	Unit	
		Condition	Min.	Тур.	Max.	standard	Unit
Internal voltage			—	1.45		—	V
Nominal output power			-3	0	3	–3 or more	dBm
Transmit bit rate			—	250	—	250	kbps
Transmit chip rate				2000		2000	kchips/s
Programmable output power range		32 steps	—	32	—	32 steps	dB
Harmonics	2nd harmonics	External notch filter	—		-47.2	-41.2 or less	dBm
	3rd harmonics		_		-47.2	—	
Spurious emission	30 – 88 MHz	Maximum output power, Renesas evaluation board	_		-55.2	FCC	dBm
	88 – 216 MHz		_		-51.7	FCC	
	216 – 960 MHz		—		-49.2	FCC	
	960 – 1000 MHz		—		-41.2	FCC	
	1 – 12.75 GHz		—		-41.2	FCC ⁽¹⁾	-
	1.8 – 1.9 GHz		—		-47	ETSI	
	5.15 – 5.3 GHz		—		-47	ETSI	
Error vector magnitude EVM		1000 chips	_	—	35	35 or less	%
Power spectral	Absolute limit	f-fc > 3.5 MHz	—	—	-30	-30 or less	dBm
density	Relative limit	f-fc > 3.5 MHz	_		-20	-20 or less	dB
Frequency tolerance		Including crystal ±20 ppm	-40		40	Within ±40	ppm

Table 5.22Transceiver Transmission Characteristics
(VCC = VCCRF = 3.3 V, Topr = 25°C, unless otherwise specified)

Note:

1. Notes on FFC certification testing


When using 26 CH (2480 MHz), adjust the transmit power to meet the FCC requirements and standards at 2483.5 MHz.

Table 5.23Transceiver Reception Characteristics
(VCC = VCCRF = 3.3 V, Topr = 25°C, unless otherwise specified)

Parameter		Condition	Standard		IEEE802.15.4	Unit	
Falai	netei	Condition	Min.	Тур.	Max.	standard	Unit
Internal voltage			—	1.45	_	—	V
RF input frequency			2405	—	2480	Min. 2405/ Max. 2480	MHz
Receiver sensitivity		PER = 1% PSDU Length = 20 octets Interframe spacing 12 symbols (IEEE802.15.4 minimum spacing)		-95	-85	–85 or less	dBm
Maximum input level		PER = 1%	0	—	—	-20 or more	dBm
Adjacent channel rejection	+5 MHz	PER = 1%	0	—	—	0 or more	dB
	–5 MHz	Prf = -82 dBm	0	_			
Alternate channel rejection	+10 MHz	PER = 1%	30	—		30 or more	dB
	-10 MHz	Prf= –82 dBm	30	—			
Rejection	> +15 MHz	PER = 1%	30	_	_	—	dB
	< –15 MHz	Prf= –82 dBm	30	_	_		
Spurious emission	30 – 1000 MHz	Renesas evaluation board	_	_	-57	ETSI EN300/328	dBm
	1 – 12.75 GHz		_		-47		
Symbol error tolerance			-80	—	80	±80 or less	ppm
RSSI range		Prf (min) = -75 dBm	40	75		40 or more	dB
RSSI accuracy		Prf = -75 to -35 dBm	-6	—	6	Within ±6	dB

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.





REVISION HISTORY	R8C/3MQ Group Datasheet

Rev.	Date		Description			
Nev. Dale		Page	Summary			
0.10	Nov 19, 2010	_	First Edition issued			
1.00	Aug 11, 2011	All pages	"Preliminary", "Under development" deleted			
		4	Table 1.2 revised, Note 1 added			
		5	Table 1.3 "(D): Under development", (P): Under planning" deleted			
		6	Figure 1.2 revised			
		7	Figure 1.3 revised			
		9, 10	Table 1.5, Table 1.6 revised			
		12	2.4 revised			
		14	3.1 revised			
		16, 17	Table 4.2, Table 4.3 revised			
		19	Table 4.5 Note 2 added			
		20	Table 4.6 revised			
		24, 25	Table 4.10, Table 4.11 revised			
		32	Table 5.6 revised			
		39	Table 5.13 revised			
		46	Table 5.22, Table 5.23 revised, Table 5.22 Note 1 added			

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools
- personal electronic equipment; and industrial robots.
 "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
 designed for life support.
- *Specific*: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and mafunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and mafunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-4000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics Curope GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics Curope GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +486-12-4877-71818, Fax: +486-21-6877-71818, Fax: +486-21-6876-71884 Renesas Electronics Taiwan Co., Ltd. 11 Faybourf: Faybourd, Fax: +480-21-685-6776 Renesas Electronics Korea Co., Ltd. 11F, Samik Lavied' on Billog, 720-2 Veoksam-Dong, Kangnam-Ku, Seoul 135-080, Ko